We have developed a Si interposer with multilayer 15-μm-thick Cu wiring and SrTiO 3 (STO) thin film capacitors to help create novel 3D stacked buck converters, which consist of a CMOS LSI that includes active components and a Si interposer with an LC output filter. A spiral inductor made using 15-μm-thick Cu wiring was stacked over an STO thin film capacitor in the Si interposer without any deterioration in capacitance and leakage current. A minimum line/space of 20 μm/20 μm and a minimum via-hole diameter of 30 μm were achieved to create 15-μm-thick Cu wiring patterns in the Si interposer. A newly developed chemically-amplified positive-tone resin was used as the interlayer dielectrics in the Si interposers to avoid under-exposure at the bottom of thick photo-sensitive resin and to obtain fine-pitch wiring patterns.
Introduction
A lot of attention has been given to 3D integrated systems, particularly vertically stacked LSIs with through-Sivias. The main features of 3D integration, such as reduced wiring lengths, wide bus interconnections, and heterogeneous-chip-stacking, are believed to be indispensable for next generation low-power high-performance electronic systems. [1, 2] However, power distribution networks become more complicated and cause severe power integrity problems when various LSI chips are stacked in a package. The distribution and integration of these power supplies are a critical issue for 3D LSIs because these stacked chips require their own power supplies in order to provide proper level of voltage and current. On-chip power supplies are expected to reduce the power losses due to the parasitic impedance of the power lines and to save on surface area when compared with discrete voltage regulators. In addition to the multiplicity of the power supplies, distributed on-chip power supply circuits with buck converters are crucial in recent low-power LSI designs based on space-domain fine-grain voltage engineering, [3] because hundreds of domains in future LSIs will be controlled by different clock frequencies along with adequate power supply voltages, which is called dynamic voltage and frequency scaling.
A buck converter is a kind of step-down voltage regulator that has higher power efficiency than other kinds of DC-DC converters. Conventional on-chip buck converters use an on-chip inductor as a part of an output filter, which is made of metal layers in an LSI. Therefore, high parasitic resistance due to thin metal layers and the occupying area of the on-chip inductor in an LSI are disadvantages in terms of the power consumption and cost, respectively.
Separating the output filter from the active components is a feasible solution based on 3D integration technology, and the concept of a distributed power supply for high-performance 3D integrated systems has been proposed and demonstrated. [3] 
Film Capacitors for Novel 3D Stacked Buck Converters
Koichi Takemura* , **, Koichi Ishida***, Yasuhiro Ishii*, Katsumi Maeda*, Makoto Takamiya***, Takayasu Sakurai***, and Kazuhiro Baba* , ** A Si interposer is a silicon-based chip carrier that bridges electrically and mechanically between LSIs and a conventional organic substrate. In addition to creating connections by using high density wirings and relaxing the thermal stress, thin film passive components can be integrated into the Si interposer. This feature is more important in terms of the power supply and distribution system. An STO thin film capacitor used in a Si interposer is thought to be effective enough for reducing the power distribution network impedance in the GHz range, [4] and the integration process is exemplified. [5] A novel 3D stacked buck converter that consists of a CMOS LSI that includes active components and an outputfilter-embedded Si interposer, is another part that can help to deal with the power integrity problems in 3D integrated systems. Proper development of the Si interposer is essential for ensuring there is an improved level of power efficiency and compactness in a 3D stacked buck converter. This paper describes the fabrication and integration process of Si interposers with integrated passive devices for 3D stacked buck converters. The power efficiency of the buck converters based on the parasitic resistance of the inductors is also discussed. Figure 1 shows the structure of the proposed 3D stacked buck converter, which consists of a Si CMOS LSI and a Si interposer. [6] The Si LSI has active components such as a driver, a pulse width modulation (PWM) controller, and a CMOS switch. The passive components of the buck converter, namely the output filter composed of a spiral inductor and a metal-insulator-metal (MIM) capacitor, are embedded in the Si interposer. The LSI is mounted on the Si interposer using flip-chip bonding.
Concept of 3D Stacked Buck Converter
High permittivity materials are necessary for obtaining a large capacitance in a small area because the MIM capacitor must be small and stacked with the inductor to minimize form factor. We used STO thin films as the capacitor dielectrics in this study. High density wiring with fine design rules, particularly small spacing, is required to ensure there is a large level of inductance per unit area to minimize the area penalty.
The inductor properties also affect the power efficiency of on-chip buck converters. Inductor power loss (P i ) is one of major factors of the power efficiency. The P i value is
where V in is the input voltage, D is the duty ratio, f is the switching frequency, I R is the ripple current, and I L is the load current. [7] The ratio of the inductance and parasitic 
Si Interposer Fabrication

Multilayer 15-µm-thick Cu wiring
We developed a multi-layer 15-μm-thick Cu wiring process for obtaining a higher L i /R i ratio prior to fabricating the Si interposers because the metal layer thickness of these interposers is commonly 1 to 5 μm. μm is smaller than 3 μm, which seems to be too small to fill the space with interlayer dielectric resin. On the other hand, the obtained patterns for a designed space value of 10 μm or larger will be applicable to multilayer wiring. The 
Integration process
The developed Si interposers for the 3D stacked buck 15-μm-thick Cu wiring makes significant impact on improving power efficiency.
Conclusions
A Si interposer that includes a 15-μm-thick Cu spiral inductor and an STO thin film capacitor has been devel- 
